Hot-carrier effects in body-tied FinFETs are investigated for the first time. Device degradation by hotcarrier injection (HCI) becomes significant as a fin width (channel thickness) increases. There are two competing conditions to degrade the device by HCI: V G (<0.5V DD ) at I SUBmax and V G =V D =V DD . Interface trap generation is dominant at V G at I SUBmax and oxide trap are dominant at V G =V D =V DD . At the narrow fin width, the device is more degraded by the interface trap generation (V G at I SUBmax ) rather than by the oxide trap (V G =V D =V DD ). However, both mechanisms equally degrade the devices at the wide fin.
INTRODUCTION
FinFETs showed superior scalability for nano-scale CMOS with a simple fabrication process [1] [2] . In the previous fully-depleted SOI FinFETs [3] , the major difficulty was in finding the worst hot-carrier stress because a substrate current (I SUB ) can not be measured due to its floating body. In this work, hot-carrier-injection (HCI) effects were carefully studied at the conditions: V G @I SUBmax and V G =V D for various fin widths. It is well known that trap generation at Si-SiO 2 interface leads the device degradation at V G @I SUBmax (V G /V D~0 .5), and trapped charges inside the gate oxide governs the device reliability at high V G (V G /V D~1 ) in planar bulk-MOSFETs. To find the condition maximizing I SUB , the ratio of V G /V D was measured for different fin widths. The mechanism of device degradation was investigated in terms of stress condition dependence and fin width dependence for the first time. This study can give us impact on determining the worst hot-carrier stress condition in SOI FinFETs, which show more robustness to short-channel effects and a superior scalability.
EXPERIMENTS
The process details were reported elsewhere [2] . A schematic of the body-tied FinFET is shown in Fig. 1 . The gate length is 100nm, the fin widths are in the range of 20nm to 100nm, and the gate oxide thickness is 1.7nm. A threshold voltage (V T ) was read at 100nA of drain current at V D =50mV, and on-state current (I ON ) was measured at V G -V T =1V and V D =1V as key device parameters. All measured data are from n-channel FinFETs. Fig. 2 shows the typical bell-shaped I SUB , which depends on the fin width (W Fin ) in the body-tied FinFETs. Beyond a critical V G to cause I SUBmax , I SUB is effectively suppressed by the high gate field at the narrow fin whereas it is not sufficiently diminished at the wide fin. As the fin width increases, I SUBmax becomes large, and V G /V D ratio at I SUBmax becomes close to 1 as shown in Fig. 2 and Fig. 3 . Fig.  4 represents an impact ionization rate, I SUB /I D [4] . It is large at the wide fin, which is consistent with the previous report [3] . The device degradation by HCI is more significant at the wide fin. Because, as V G increased, I SUB /I D is not quickly suppressed at the wide fin than at the narrow fin. A saturated drain voltage (V Dsat ) was measured and plotted to V G for various fin widths in Fig. 5 . It is large at the narrow fin. Since the maximum lateral channel field is expressed as
RESULTS AND DISCUSSIONS
, the impact ionization rate, which is a strong exponential function of E m , is decreased due to large V Dsat at the narrow fin. In addition to I SUB , I G is measured as well in Fig. 6 . It is large at the wide fin, which shows the same trend as the previous report [5] . To find the worst case hot-carrier stress condition, I SUB and I G are measured and compared at both V G @I SUBmax and V G =V D on the same plot for various fin widths in Fig. 7 . I SUB quickly reduces at V G =V D as the fin width decreases, however, I SUB is weakly depending on the fin width at V G @I SUBmax . I G rapidly decreases as the fin width reduces at V G @I SUBmax while I G is insensitive to the fin width at V G =V D . Discrepancy between both conditions tends to be zero at the wide fin. So, both of the interface trap generation and the oxide trapped charges deteriorate the device reliability equally at certain wide fin with. But, at narrow fin width, V G @I SUBmax and V G =V D are competing which condition degrades the device by HCI more.
It is crucial to determine the worst hot-carrier stress condition at the narrow fin because a worst degradation mechanism is unclear. But, it is less crucial to find the worst stress condition at the wide fin because both mechanisms equally affect the device degradation. To verify which is the worst hot carrier stress condition and to compare hot carrier immunity with the fin width, hot carrier stress was conducted with two competing conditions at W Fin =20nm and W Fin =70nm. Fig. 7 shows that I ON degrades by HCI as the stress time increases for the different stress conditions as well as the two fin widths. Degradation of I ON is always large at the wide fin with both stress conditions. Either stress condition equally degrades I ON at the wide fin. At the narrow fin, it is worthwhile to note that the reduction of I ON is larger at V G @I SUBmax than at V G =V D, and difference of I ON between two conditions becomes increasing. This suggests that the interface trap generation lead the hot-carrier induced device degradation at the narrow fin with the stress condition, V G @I SUBmax . Fig. 9 shows threshold voltage (V T ) degradation for various drain voltages after 10,000 second stress. It duplicates the same scenario, which is similar to the trend in I ON degradation. CONCLUSIONS In this work, the hot-carrier effects of the body-tied FinFETs are comprehensively studied for various stress conditions for the first time. It is observed that V G /V D ratio at I SUBmax becomes large and I SUB increases as the fin width broadens. I G is also found to be increased as the fin width increases. At the narrow fin, the device degradation is led by the interface trap generation mechanism at the condition, V G to cause peak I SUB . At the wide fin, however, the oxide trapped charges at V G =V D condition and the interface trap generation at V G @I SUBmax are equally important. This work provides insight on finding the worst stress conditions to affect the hot-carrier induced device degradation in the SOI FinFETs.
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